National Semiconductor

August 1998

# 54ACTQ273 Quiet Series Octal D Flip-Flop

#### **General Description**

The ACTQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset  $(\overline{\mbox{MR}})$  input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


The ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold


performance. FACT Quiet Series<sup>™</sup> features GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

#### **Features**

- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Buffered common clock and asynchronous master reset
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT273
- 4 kV minimum ESD immunity
- Standard Microcircuit Drawing (SMD) 5962-89735

#### **Logic Symbols**





Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
$D_0 - D_7$ $\overline{MR}$	Master Reset
СР	Clock Pulse Input
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs


GTO™ is a trademark of National Semiconductor Corporation.

FACT® is a registered trademark of Fairchild Semiconductor Corporation.


FACT Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

## **Connection Diagrams**

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC




## **Mode Select-Function Table**

Operating Mode		Outputs		
	MR	CP	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	Х	Х	L
Load "1"	Н	~	Н	Н
Load "0"	Н	~	L	L

Note 1: H = HIGH Voltage Level Note 2: L = LOW Voltage Level Note 3: X = Immaterial

Note 4: ✓ = LOW-to-HIGH Transition

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0VDC Input Diode Current (IIK)  $V_1 = -0.5V$ -20 mA

 $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V<sub>I</sub>) -0.5V to  $V_{\rm CC}$  + 0.5V

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} = -0.5V$ -20 mA  $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V<sub>O</sub>) -0.5V to  $V_{CC}$  + 0.5V

DC Output Source

or Sink Current (I<sub>O</sub>)

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA -65°C to +150°C

Storage Temperature (T<sub>STG</sub>)

DC Latch-up Source or

±300 mA Sink Current

Junction Temperature (T<sub>J</sub>)

175°C

## **Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )

'ACTQ 4.5V to 5.5V 0V to  $V_{\rm CC}$ Input Voltage (V<sub>I</sub>) Output Voltage (Vo) 0V to  $V_{CC}$ 

Operating Temperature (T<sub>A</sub>)

54ACTQ -55°C to +125°C

Minimum Input Edge Rate ΔV/Δt

'ACTQ Devices

 $V_{\mbox{\scriptsize IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 5: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

Note 6: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### DC Characteristics for 'ACTQ Family Devices

			54ACTQ		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = -55°C	Units	Conditions
		(V)	to +125°C		
			Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.4		
					(Note 7)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.7	V	I <sub>OH</sub> = -24 mA
		5.5	4.7		I <sub>OH</sub> = -24 mA
$V_{OL}$	Maximum Low Level	4.5	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.1		
					(Note 7) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
		4.5	0.50	V	I <sub>OL</sub> = 24 mA
		5.5	0.50		I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
	Leakage Current				
ССТ	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
	I <sub>CC</sub> /Input				
OLD	Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
ОНД	Output Current (Note 8)	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
СС	Maximum Quiescent	5.5	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub>
	Supply Current				or GND (Note 9)

±50 mA

# DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V <sub>cc</sub> (V)	54ACTQ  T <sub>A</sub> = -55°C  to +125°C  Guaranteed Limits	Units	Conditions
V <sub>OLP</sub>	Quiet Output	5.0	1.5	V	(Note 10)
	Maximum Dynamic V <sub>OL</sub>				
V <sub>OLV</sub>	Quiet Output	5.0	-1.2	V	(Note 10)
	Minimum Dynamic V <sub>OL</sub>				

Note 7: All outputs loaded; thresholds on input associated with output under test

Note 8: Maximum test duration 2.0 ms, one output loaded at a time.

Note 9: I<sub>CC</sub> for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 10: Max number of outputs defined as (n). n - 1 Data inputs are driven 0V to 3V; one output @ GND.

Note 11: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>ILD</sub>) f = 1 MHz.

#### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 12)	54ACTQ T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		Units	Fig. No.
			Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	5.0		85	MHz	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Output	5.0	1.5	10.0	ns	Figure 4
t <sub>PHL</sub>	Propagation Delay MR to Output	5.0	1.5	11.0	ns	Figure 4

Note 12: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

## **AC Operating Requirements**


			54ACTQ		
		V <sub>cc</sub>	T <sub>A</sub> = -55°C		Fig.
Symbol	Parameter	(V)	to +125°C	Units	No.
		(Note 13)	C <sub>L</sub> = 50 pF		
			Guaranteed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW	5.0	5.0	ns	Figure 6
	Data to CP				
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	2.0	ns	Figure 6
	Data to CP				
t <sub>w</sub>	Clock Pulse Width	5.0	5.0	ns	Figure 5
	HIGH or LOW				
t <sub>w</sub>	MR Pulse Width	5.0	5.0	ns	Figure 5
	HIGH or LOW				
t <sub>rec</sub>	Recovery Time	5.0	4.0	ns	Figure 6
	MR to CP				

Note 13: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V

# Capacitance

Symbol Parameter		Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation	40.0	pF	V <sub>CC</sub> = 5.0V
	Capacitance			

## **AC** Loading



\*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. Test Input Signal Levels

Amplitude	Rep.Rate	t <sub>w</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

#### **AC Waveforms**




FIGURE 4. Propogation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 5. Propogation Delay, Pulse Width Waveforms







FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179